FIFO memories impose special test problems because of their built-in addressing restrictions andaccess limitations. With the increasing use of FIFOs, as a stand-alone chip or as embedded macros in ASICs, generic algorithms are needed to test FIFOs. This paper addresses the problem of testing the widely available shifing-type FIFOs; it introduces specific fault models and a set of generic tests which have a test length of O(n) and can be used for the standalone chip as well as for the embedded macro version of the FIFO.
Introduction
First-In First-Out 'FIFO' memories are widely used as a building block to buffer data between subsystems operating at different data rates. Various telecommunications oriented systems, such as ATMs, require such memories. Today different types of FIFOs are in use, both as stand-alone chips and as embedded macros in ASICs. They can be distinguished, based on the way they are implemented as:
1. RAM-type FIFOs, which use a RAM (usually an SRAM) to contain the data together with a read and a write address register to access the data. Depending on the way the data can be accessed, the following RAM-type FIFOs can be recognized: 1) single-port arbitration RAM-type FIFOs (The read and write addresses are each specified with an N-bit (N = logan, where n is the number of words in the FIFO) counter accessing a single-port memory using an arbiter.); and 2) dual-port RAM-type FIFOs (They allow for simultaneous read and write operations, while the address-2.
ing mechanims can be implemented using counters (counter-address) or shift registers (ring-addres)). Shifting-type FIFOs, based on a self-clocking shift register which shifts data from the write port into the last unused location of the read port. They allow for simultaneous read and write operations and have the property that a word written via the write port has to bubble through the n-word FIFO to the read port requiring a bubble-through time of n -1 handshake signals.
The well-known functional tests for SRAMs [2, 3, 5] often cannot be applied to other types of memories because of the need for specific fault models and test algorithms. Recently, several studies were reported on testing Double Buffered Memories [9] and Single-Address Order Memories [7] . FIFOs also cannot be tested like standard RAMs because of the following built-in addressing restrictions: only a single address order can be used, and a march element is restricted to a maximum of one write operation and one read operation. This means that the classical march algorithms for testing RAMs [2, 3, 5 ] cannot be used with FIFOs.
In general, the test approach of a FIFO is like any other part, it could consist of the test sequence: parametric tests, functional tests and asynchronous tests. Algorithms and methods for DC and AC parametric tests have been described in [ 101. Asynchronous tests, consisting of verifying the correct FIFO operation for different timing relationships (such as partial overlap between the write and the read clock signals) are reported in [8] ; they report failure rates as high as 75% for chips which passed the parametric and functional tests.
Fault models and tests for arbitration SRAM-type FIFOs have been described in [4] , and for Ring-address SRAM-type FIFOs in [6, 11] . However, no test algorithms for shifting-type FIFOs have been reported. Many manufacturers are providing such chips however: Ad-vanced Micro Devices (Am28 12 and Am28 13), Philips (74HCEIT40105 and 74HCMl7030), Texas Instruments (SN74ALS236), and Monolithic Memories (74S225/A, C67401AA3, C67402AA3, and 67413).
The organization of this paper is as follows: Section 2 describes the functional model of shifting-type FIFOs; Section 3 describes a comprehensive set of fault models covering the memory array faults, the addressing faults and the FIFO functionality logic faults; Section 4 introduces a generic test algorithm for shifting-type FIFOs and analyzes its fault coverage; finally, Section 5 concludes the paper. Stage i has the following inputs and outputs (see Figure 1 ): 
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Shifting-type FIFO fault models
The FIFO function can be divided three ways: the memory array, the addressing mechanism and the FIFO functionality logic. Each has its specific fault models.
Memory array fault model
The memory array consists of n B-bit registers organized in such a way that the data from MA[i] can be shifted, word
). The faults considered in the cells of the memory array are those relevant to SRAM cells [ 11:
1. Stuck-at fault 'SAF' < V/x >; for any operation denoted by 'V', the cell remains at x (x E ( 0 , l}).
2. Transition fault 'TF' <t /O >, <J-/1 >; after an up transition 't' the cell remains at '0' and vice versa.
3. Data retention fault 'DRF' [ 11; after a time 'Del' the cell loses its data.
The memory array consists of n B-bit registers; they are implemented as latches and can be read without requiring sense amplifiers. Therefore a stuck-open fault 'SOF' [ 11 in a cell will behave as a SAF.
Data is transferred to/from a register a word at a time, requiring a word-wide path of B bitlines. A SAF or a SOF on a bitline to a particular cell will appear as a SAF in that cell. The only fault remaining is a bridging fault 'BF' between the bitlines: c. Faults in the DV,, the RDi, the EF, FE, WCK and the RCK lines These faults will be detected by fault models 11 through 14.
Addressing fault model

Test for shifting-type FIFOs
Step Operation #ops The detection of TFs requires that every cell makes an up and a down transition; while the detection of SAFs requires every cell to contain the 0 and the 1 value. Table 1 shows a test which will detect the proposed faults in the memory array. It consists of 7 steps:
Step 1: the RS 'reset' operation initializes the FIFO
Step 2: the FIFO is filled with the alternating pattern GIG. The notation is as follows:
$-' denotes a sequence of operations which is performed from location 0 to location n -1; i.e., it consists of ( ( n -1) -0 + 1) operations W G J G denotes that a write operation takes place at each address; the GIG denotes that the alternating pattern pair G, G is written (i.e. G to word 0, to word 1, G to word 2, etc.)
Step 3: wait for an amount of time Del for a DRF to develop; a typical value for Del is 100 ms [ l].
Step 4: read one word with expected value G. Due to the read operation the contents of words 0 througn n -2 will bubble-through to words 1 through n -1 such that each word will now contain its inverse value.
Step 5: write one word with value G (It is assumed that n is even).
Step 6: wait for a DRF to develop; the cells now contain the inverse value of Step 3.
Step 7: read all FIFO words with expected value GIG.
In the test of Table 1 every cell makes at least n / 2 up and n/2 down transitions such that SAFs and TFs will be detected. DRFs (DRFO and DRF1) will be detected because each cell has been in respectively a 1 and a 0 state; the rG and wG operations of Steps 4 and 5 respectively guarantee that each cell which contained the value z, z E (0, l}, will now contain the value Z, after which the second Del operation is applied. BFs will be detected because of the use of the GIG background pattern. Note: in case of BFs between any set of bitlines, rather then between logically adjacent bitlines, a walking 1 background pattern may be used. This 
Addressing test
A test for the addressing mechanism has to cover the faults of through the use of the alternating GIG background pattern these faulty data transfers will cause the inverse value to be loaded into MA[i] which will be detected as a SAF in MA[i].
FIFO functionality logic test
The test for the FIFO functionality logic has to cover Faults 7 through 14 of Section 3.3. The way each of these faults can be detected is described below. 
2Del)
A test for the FIFO functionality faults requires the detection of Fault 7 through 12a; which also cover the remaining Faults 12b, 13 and 14. Table 2 shows this test during which the FF and EF signal have to be monitored. The test consists of the following steps:
Step Step4: attempt to write word n + 1 in the full FIFO. In case of Fault 12a G will be written into MA [O] , which contained the data value ??.
Step 5: read n words from FIFO. If data value of last read word # G then Fault 12a is detected.
Step 6: wait for time Del sec. If E F # 1 then Fault 10 (a DRFl fault in DVL[i]) has been detected.
Composite test
In this section the two subtests of Table 1 and 2 will be combined into one composite test for shifting-type FIFOs of Table 3 . This composite test does not necessarily have to contain all elements of the subtests, it just has to satisfy all test requirements. Faults 1 through 12a are detected as follows. 
Conclusions
A functional model of a shifting-type FIFO has been given. Analoguous to traditional SRAM and DRAM memories, fault models have been derived for the memory array, the addressing mechanism and the FIFO functionality logic. These fault models have been based on classical SRAh4 fault models; however, they are specific for shifting-type FIFOs. The used methodology may be applied to other types of embedded memories. Traditional march tests cannot be used for testing FIFOs because of the mandatory use of a single address order and march elements with only one write and/or read operation. In addition to testing the addressing mechanism and the memory array, a FIFO test also has to cover faults in the FIFO functionality logic (this is the embedded logic which implements the FIFO behaviour).
For each of the faults a (set of) requirement(s) has been derived for a test to detect the faults and an order O(n) test has been given. It has been shown that this test covers all faults. Because of the specific nature of shifting-type FIFOs, this test is unlike any other memory test; while its simplicity makes it well suitable for application as a BIST.
